



On-chip evaluation of voltage fluctuations and fault occurrence induced by Si backside EM injection

April 9th, 2024

Rikuu Hasegawa, Kazuki Monta, Takuya Wadatsumi, Takuji Miki, Makoto Nagata

Graduate School of Science, Technology and Innovation, Kobe University

Threats of fault injection

- Security of semiconductor devices
 - ✓ Physical attack threats



- Fault injection
 - ✓ Disturbance injection induces malfunction in the circuit operation.
 - Laser, Voltage/Clock glitch, Body biasing, Electromagnetic



Copyright, R. Hasegawa, 2024, Kobe University-2-

Electromagnetic fault injection (EMFI)

Advantages of EMFI

- ✓ Inexpensive and easy
- Universal to any chip assembly technology

- Attack concept
 - ✓ Magnetic flux induces unwanted currents.



Problems

- ✓ The principle is not simpler as perceived from attack concepts.
- Physical level understanding is missing.

Outline

1. Background

- 2. Deliverables
- 3. Measurement and evaluation
 - On-chip voltage fluctuation
 - AES digital faults
- 4. EM simulation
- 5. Conclusion

Deliverables

Problems

✓ Physical mechanisms and parameters are less involved in EMFI analyses.

✓ Needed more in-depth understandings from device physics

Contributions

 EMFI voltage fluctuations visualized by on-chip measurements, correlated with digital faults

✓ Initial trials of EM simulation-based analysis

What we did...



③EM simulation (Voltage fluctuation)



Copyright, R. Hasegawa, 2024, Kobe University-6-

Outline

1. Background

- 2. Deliverables
- 3. Measurement and evaluation
 - On-chip voltage fluctuation
 - AES digital faults
- 4. EM simulation
- 5. Conclusion

Evaluation setup





Copyright, R. Hasegawa, 2024, Kobe University-8-

Test chip



OCM circuits and on-chip waveforms



- Power noise waveforms
 - Differences due to the scale of the circuit in operation



Copyright, R. Hasegawa, 2024, Kobe University-10-

EMFI on-chip voltage measurements



Copyright, R. Hasegawa, 2024, Kobe University-11-

Measurement results



Copyright, R. Hasegawa, 2024, Kobe University-12-

Findings from measurements



Copyright, R. Hasegawa, 2024, Kobe University-13-

Measurement results



Measurement results



Evaluation of digital faults



Evaluation results



Key findings

 # of digital faults reflect different layout positions among identical AES cores

CW				CCW			
AES_c				AES_c			
Coil_5	6	Coil_6	3	Coil_5	1	Coil_6	3
Coil_3	1	Coil_4	7	Coil_3	1	Coil_4	2
Coil_1	2	Coil_2	3	Coil_1	1	Coil_2	2
AES_b				AES_b			
Coil_5	84	Coil_6	74	Coil_5	1	Coil_6	1
Coil_3	75	Coil_4	90	Coil_3	1	Coil_4	0
Coil_1	65	Coil_2	93	Coil_1	1	Coil_2	1
AES_a				AES_a			
Coil_5	9	Coil_6	6	Coil_5	2	Coil_6	1
Coil_3	3	Coil_4	13	Coil_3	2	Coil_4	1
Coil 1	4	Coil 2	2	Coil 1	4	Coil 2	1

Analysis : Voltage fluctuations and AES faults



• CW 300 V

On-chip voltage fluctuations and AES digital faults are correlated

◆CCW 350 V

*V*_{PP} [V]

CCW_300 V

Outline

1. Background

- 2. Deliverables
- 3. Measurement and evaluation
 - On-chip voltage fluctuation
 - AES digital faults
- 4. EM simulation
- 5. Conclusion

EM simulation trials



Copyright, R. Hasegawa, 2024, Kobe University-20-

Simulation results



Copyright, R. Hasegawa, 2024, Kobe University-21-

Interpretation



Conclusion

EMFI voltage fluctuations visualized by on-chip measurements

- ✓ Large drops in areas far from the coil
- ✓ Both positive and negative voltage fluctuation

Digital fault evaluation

✓ On-chip voltage fluctuations and AES digital faults are correlated

EM simulation trial

✓ Positive and negative voltage fluctuations happen.

This work has been partly supported by JSPS KAKENHI Grant No. JP22H04999 and by SECOM Science and Technology Foundation

Copyright, R. Hasegawa, 2024, Kobe University-23-